Introduction
Due to the burst growth of the Internet use, network traffic has increased year by year. This overloads networking systems and degrades the quality of communications, e.g., loss of bandwidth, packet drops, delay of responses, etc. To overcome such degradation of the communication quality, the notion of Quality of Service (QoS) has received attention in practice, and is implemented by assigning nonnegative numerical values to packets to provide them with differentiated levels of service (priority). Such a packet value corresponds to the predefined Class of Service (CoS). In general, switches have several number of queues and each queue has a buffer to store arriving packets. Since network traffic changes frequently, switches need to control arriving packets to maximize the total priorities of transmitted packets, which is called buffer management. Basically, switches have no knowledge on the arrivals of packets in the future when it manages to control new packets arriving to the switches. So the decision made by buffer management algorithm can be regarded as an online algorithm, and in general, the performance of online algorithms is measured by competitive ratio [8] . Online buffer management algorithms can be classified into two types of queue management (one is preemptive and the other is nonpreemptive). Informally, we say that an online bufffer management algorithm is preemptive if it is allowed to discard packets buffered in the queues on the arrival of new packets; nonpreemptive otherwise (i.e., all packets buffered in the queues will be eventually transmitted).
Multi-Queue Buffer Management
In this paper, we focus on a multi-queue model in which packets of different values are segregated in different queues (see, e.g., [11] , [17] ). Our model consists of m packet values and m queues 1 .
Let V = {v 1 , v 2 , . . . , v m } be the set of m nonnegative packet values, where 0 < v 1 < v 2 < · · · < v m , and let Q = {Q 1 , Q 2 , . . . , Q m } be the set of m queues. A packet of value v i ∈ V is referred to as a v i -packet, and a queue storing v i -packets is referred to as a v i -queue. Without loss of generality, we assume that Q i ∈ Q is a v i -queue for each i ∈ [1, m] 2 . Each Q i ∈ Q has a capacity B i ≥ 1, i.e., each Q i ∈ Q can store up to B i ≥ 1 packets. Since all packets buffered in queue Q i ∈ Q have the same value v i ∈ V, the order of transmitting packets is irrelevant.
For convenience, we assume that time is discretized into slot of unit length. Packets arrive over time and each arriving packet is assigned with a unique (nonintegral) arrival time, a value v i ∈ V, and its destination queue Q i ∈ Q (as we have assumed, Q i ∈ Q is a v i -queue). We use σ = e 0 , e 1 , e 2 , . . . to denote a sequence of arrive events and send events, where an arrive event corresponds to the arrival of a new packet and a send event corresponds to the transmission of a packet buffered in queues at integral time (i.e., the end of time slot). An online (multi-queue) buffer management algorithm Alg consists of two phases: admission phase schedulilng phases. In the admission phase, Alg must decide on the arrival of a packet whether to accept or reject the packet without any knowledge on the future arrivals of packets (if Alg is preemptive, then it may discard packets buffered in queues in the admission phase). In the scheduling phase, Alg chooses one of the nonempty queues at send event and exactly one packet is transmitted out of the queue chosen. Since all packets buffered in the same queue have the same value, preemption does not make sense in our model. Thus a packet accepted must eventually be transmitted.
We say that an (online and offline) algorithm is diligent if (1) it must accept a packet arriving to its destination queue when the destination queue has vacancies, and (2) it must transmit a packet when it has nonempty queues. It is not difficult to see that any nondiligent algorithm can be transformed to a diligent algorithm without decreasing its benefit (sum of values of transmitted packets). Thus in this paper, we focus on only diligent algorithms.
Main Results
Al-Bawani and Souza [2] recently presented an online multi-queue buffer management algorithm Greedy and showed that it is 2-competitive for the general m-valued case, i.e., m packet values are 0 < v 1 < v 2 < · · · < v m , and (1 + v 1 /v 2 )-competitive for the two-valued case, i.e., m = 2.
For the general m-valued case, let c * m = max i c i , where for each 1 ≤ i ≤ m − 1,
In this paper, we precisely analyze the competitive ratio of Greedy for the general m-valued case, and show that the algorithm Greedy is (1+c * m )-competitive (see Theorem 4.1). Note that c * m < 1. Thus we have that 1+c * m < 2 and for the general m valued case, our results improves the known result that the algorithm Greedy is 2-competitive [2, Theorem 2.1].
For example, let us consider the case that v 1 = 1, v 2 = 2, and
. It is obvious that 0 < v 1 < v 2 < · · · < v m and c * m = max i c i = 1/2. Thus for those packet values, our result guarantees that the algorithm Greedy is 3/2-competitive, while the known result only guarantees that the algorithm Greedy is 2-competitive [2, Theorem 2.1].
Related Works
The competitive analysis for the buffer management policies for switches were initiated by Aiello et al. [1] , Mansour et al. [18] , and Kesselman et al. [16] , and the extensive studies have been made for several models (for comprehensive surveys, see, e.g., [4] , [12] , [15] , [10] , [13] ).
The model we deal with in this paper can be regarded as the generalization of unit-valued model, where the switches consist of m queues of the same buffer size B and all packets have unit value, i.e., v 1 = v 2 = · · · = v m . The following tables summarize the known results: 
On the other hand, the model we deal with in this paper can be regarded as a special case of the general-valued multi-queue model where each of m FIFO queues can buffer at most B packets of different values. For the preemptive multi-queue buffer management, Azar and Richter [6] presented a (4 + 2 ln α)-competitive algorithm for the general-valued case (packet values lie between 1 and α) and a 2.6-competitive algorithm for the two-valued case (packet values are v 1 < v 2 , where v 1 = 1 and v 2 = α). For the general-valued case, Azar and Righter [7] proposed a more efficient algorithm transmit-largest head (tlh) that is 3-competitive, which is shown to be (3 − 1/α)-competitive by Itoh and Takahashi [14] .
Preliminaries
For a sequence σ ′ of arriving packets, we use σ = e 0 , e 1 , e 2 , . . . to denote a sequence of arrive and send events. Notice that an arrive event corresponds to the arrival of a new packet (at nonintegral time) and a send event corresponds to the transmission of a packet buffered in queues at integral time. The online algorithm Greedy works as follows: At send event, Greedy transmits a packet from the nonempty queue with highest packet value 3 , i.e., Greedy transmits a v h -packet if v h -queue is nonempty and all v ℓ -queues are empty for ℓ ∈ [h + 1, m]. At arrive event, Greedy accepts packets in its destination queue until the corresponding queue becomes full.
For an online algorithm Alg and a sequence σ of arrive and send events, we use Alg(σ) to denote the benefit of the algorithm Alg on the sequence σ, i.e., the sum of values of packets transmitted by the algorithms Alg on the sequence σ. For a sequence σ of arrive and send events, we also use Opt(σ) to denote the benefit of the optimal offline algorithm Opt on the sequence σ, i.e., the sum of values of packets transmitted by the optimal offline algorithm Opt that knows the entire sequence σ in advance. Our goal is to design an efficient (deterministic) online algorithm Alg that minimizes Opt(σ)/Alg(σ) for any sequence σ.
At event e i , let A h (e i ) and A * h (e i ) be the total number of v h -packets accepted by Greedy and Opt until the event e i , respectively, δ h (e i ) and δ * h (e i ) be the total number of v h -packets transmitted by Greedy and Opt until the event e i , respectively, and q h (e i ) and q * h (e i ) be the total number of v h -packets buffered in v h -queue of Greedy and Opt just after the event e i , respectively. It is immediate to see that for each h ∈ [1, m] and each event e i ,
For a sequence σ, let A h (σ) and A * h (σ) be the total number of v h -packets accepted by Greedy and Opt until the end of the sequence σ, respectively, δ h (σ) and δ * h (σ) be the total number of v h -packets transmitted by Greedy and Opt until the end of the sequence σ, respectively, and q h (σ) and q * h (σ) be the number of v h -packets buffered in v h -queue of Greedy and Opt at the end of the sequence σ, respectively. It is immediate to see that q h (σ) = q * h (σ) = 0 for each h ∈ [1, m]. So from Eqs. (1) and (2), it follows that
For the general m-valued case, Al-Bawani and Souza showed the following result on the number of packets accepted by Greedy and Opt, which is crucial in the subsequent discussions. 
Assume that in the sequence σ = e 0 , e 1 , e 2 , . . . , there exist k ≥ 1 send events, and for each j ∈ [0, k], let s j be the jth send event, where s 0 = e 0 is an initial send event that transmits a null packet. For each j ∈ [1, k], we use Σ j to denote the set of arrive events between send event s j−1 and send event s j , i.e., Σ j consists of arrive events after send event s j−1 and before send event s j . Notice that Σ j could be an empty set.
Relationships Between Greedy and Opt

Number of Transmitted Packets
In this subsection, we investigate the relationships between the number of packets transmitted by Greedy and the number of packets transmitted by Opt. For each h ∈ [1, m−1] and each event
Proof:
Since every e i ∈ Σ j is arrive event, we have that for each g ∈ [h, m], the number of packets buffered in v g -queue does not decrease at each arrive event e i ∈ Σ j . Then from the assumption that q h (s j−1 )+· · ·+q m (s j−1 ) > 0, it follows that there exists an ℓ ∈ [h, m] such that v ℓ -queue of Greedy is nonempty just before send event s j . Thus from the definition of Greedy, it is immediate to see that for some r ∈ [ℓ, m], Greedy transmits a v r -packet at send event s j , which implies that
where the inequality follows from the fact that δ *
Proof: Let us consider the following cases: (1) v h -queue of Opt is empty just before send event s j and (2) v h -queue of Opt is nonempty just before send event s j . For the case (1), it is immediate to see that δ *
where the inequality follows from the fact that (2), there exists arrive event e i ∈ Σ j such that a v h -packet arrives, because of the assumption that v h -queue of Opt is empty just after the send event s j−1 . Then from the definition of Greedy, it is easy to see that v h -queue of Greedy is nonemnty just before send event s j and that at send event s j , Greedy transmits a v ℓ -packet with
Proof: We show the lemma by induction on events e i . It is obvious that ξ h (e 0 ) = 0.
. If e t is arrive event, then δ ℓ (e t ) = δ ℓ (e t−1 ) for each ℓ ∈ [h, m] and δ * h (e t ) = δ * h (e t−1 ). This implies that ξ h (e t ) = ξ h (e t−1 ) and from the induction hypothesis, it follows that ξ h (e t ) = ξ h (e t−1 ) ≥ 0. Thus in the rest of the proof, we focus on only send events and show the lemma by induction on send events s j .
Base
Step: We show that ξ h (s 1 ) ≥ 0 at the first send event s 1 . Let us consider the following cases: (1) there exists arrive event e t ∈ Σ 1 at which a v ℓ -packet with ℓ ∈ [h, m] arrives and (2) there exists no arrive event e t ∈ Σ 1 at which a v ℓ -packet with ℓ ∈ [h, m] arrives. For the case (1), we have that v ℓ -queue of Greedy is nonempty just before send event s 1 . So from the definition of Greedy, it follows that δ h (
From the definition of Greedy, it follows that for each ℓ ∈ [h, m], no v ℓ -packets arrive until send event s t−1 , which implies that q * h (s t−1 ) = 0. So from Claim 3.2 and the induction hypothesis, it follows that ξ h (s t ) ≥ ξ h (s t−1 ) ≥ 0.
Assume that δ * h (s t−1 ) = n > 0 and we consider the following cases: (3) Greedy does not reject any v h -packet that arrives until send event s t−1 ; (4) Greedy rejects v h -packets that arrive until send event s t−1 . For the case (3), let n h be the number of v h -packets that arrive until send event s t−1 . It is obvious that n h ≥ δ * h (s t−1 ) = n > 0. If q h (s t−1 ) > 0, then from Claim 3.1 and the induction hypothesis, it follows that ξ h (s t ) ≥ ξ h (s t−1 ) ≥ 0. Assume that q h (s t−1 ) = 0. Since n h > 0 v h -packets arrive until send event s t−1 , q h (s t−1 ) = 0, and Greedy does not reject any v h -packet that arrives until send event s t−1 , we have that
and the induction hypothesis, it follows that
For the case (4), consider the following subcases: (4.1) q h (s t−1 ) > 0; (4.2) q h (s t−1 ) = 0. For the subcase (4.1), it is obvious that q h (s t−1 )+· · ·+q m (s t−1 ) > 0. Thus from Claim 3.1 and the induction hypothesis, it follows that ξ h (s t ) ≥ ξ h (s t−1 ) ≥ 0. For the subcase (4.2), let e τ be the last arrive event at which a v h -packet is rejected by Greedy. Assume that e τ ∈ Σ j for some j ∈ [1, t− 1], i.e., e τ is arrive event between send event s j−1 and send event s j . Notice that the v h -queue of Greedy is full just before arrive event e τ . This implies that v h -queue of Greedy is full just before send event s j . Let L h ≥ 0 be the total number of v h -packets that arrive between send events s j and s t−1 . Since q h (s t−1 ) = 0, Greedy must transmit B h +L h v h -packets from send event s j to send event s t−1 . So it follows that δ h (
it is immediate that ξ h (s t−1 ) > 0, which contradicts the assumption that ξ h (s t−1 ) = 0. So we have K h = B h +L h , which implies that q * h (s t−1 ) = 0. Thus from Claim 3.2 and the induction hypothesis, it follows that ξ h (s t ) ≥ ξ h (s t−1 ) = 0.
Number of Accepted Packets
In this subsection, we investigate the relationships between the number of packets accepted by Greedy and the number of packets accepted by Opt. In the rest of this paper, we use A h and A * h instead of A h (σ) and A * h (σ) respectively, when σ is clear from the context.
The following lemma is a straightforward extension of the result by Al-Bawani and Souza [2, Lemma 2.6] and plays a crucial role in the subsequent discussions. 
. From Eqs. (1) and (2), we have that
By induction on events e i for i ≥ 0, we show that ϕ h (e i ) ≥ 0.
Base Step: For the initial event e 0 , it is immediate that δ h (e 0 ) = · · · = δ m (e 0 ) = 0, q h (e 0 ) = · · · = q m (e 0 ) = 0, δ * h (e 0 ) = 0, and q * h (e 0 ) = 0. This implies that ϕ h (e 0 ) = 0. Induction Step: For t ≥ 1, we assume that ϕ h (e i ) ≥ 0 for each i ∈ [0, t−1]. Let us consider the case that e t is send event and the case that e t is arrive event.
(e t : send event) If Opt transmits a v h -packet, then δ *
h (e t−1 )+q * h (e t−1 ). It is obvious that δ * h (e t )+q * h (e t ) = δ * h (e t−1 )+q * h (e t−1 ) if Opt does not transmits a v h -packet. For the case that Greedy transmits a v r -packet with r ∈ [h, m], it is immediate that δ r (e t ) + q r (e t ) = δ r (e t−1 ) + 1 + q r (e t−1 ) − 1 = δ r (e t−1 ) + q r (e t−1 ) and that δ ℓ (e t ) + q ℓ (e t ) = δ ℓ (e t−1 ) + q ℓ (e t−1 ) for each ℓ ∈ [h, m] \ {r}. For the case that Greedy transmits a v r -packet with r ∈ [1, h − 1], it is easy to see that δ ℓ (e t ) + q ℓ (e t ) = δ ℓ (e t−1 ) + q ℓ (e t−1 ) for each ℓ ∈ [h, m]. Then from the induction hypothesis, we have that ϕ h (e t ) = m ℓ=h {δ ℓ (e t ) + q ℓ (e t )} − {δ * h (e t ) + q h (e t )} = m ℓ=h {δ ℓ (e t−1 ) + q ℓ (e t−1 )} − {δ * h (e t−1 ) + q h (e t−1 )} = ϕ h (e t−1 ) ≥ 0.
(e t : arrive event) Notice that δ h (e t ) = δ h (e t−1 ), . . . , δ m (e t ) = δ m (e t−1 ) and δ * h (e t ) = δ * h (e t−1 ). Let us consider the following cases: (1) a v r -packet with r ∈ [1, h−1] arrives, (2) a v r -packet with r ∈ [h+ 1, m] arrives, and (3) a v h -packet arrives. For the case (1), it is immediate that q h (e t ) = q h (e t−1 ), . . . , q m (e t ) = q m (e t−1 ) and q * h (e t ) = q * h (e t−1 ). From the induction hypothesis, it follows that ϕ h (e t ) = ϕ h (e t−1 ) ≥ 0. For the case (2), we have that q r (e t ) ≥ q r (e t−1 ), q ℓ (e t ) = q ℓ (e t−1 ) for each ℓ ∈ [h, m] \ {r}, and q * h (e t ) = q * h (e t−1 ). Thus from the induction hypothesis, it follows that ϕ h (e t ) ≥ ϕ h (e t−1 ) ≥ 0. For the case (3), let us consider the following subcases: (3.1) Greedy and Opt accept the v h -packet, (3.2) Greedy and Opt reject the v h -packet, (3.3) Greedy accepts the v hpacket but Opt rejects the v h -packet, (3.4) Greedy rejects the v h -packet but Opt accepts the v hpacket. For the subcase (3.1), it is immediate that q h (e t ) = q h (e t−1 )+1, q ℓ (e t ) = q ℓ (e t−1 ) for each ℓ ∈ [h+ 1, m], and q * h (e t ) = q * h (e t−1 ) + 1. From the induction hypothesis, it follows that ϕ h (e t ) = ϕ h (e t−1 ) ≥ 0. For the subcase (3.2), we can show that ϕ h (e t ) = ϕ h (e t−1 ) ≥ 0 in a way similar to the subcase (3.1). For the subcase (3.3), we have that q h (e t ) = q h (e t−1 ) + 1, q ℓ (e t ) = q ℓ (e t−1 ) for each ℓ ∈ [h+1, m], and q * h (e t ) = q * h (e t−1 ). From the induction hypothesis, it follows that ϕ h (e t ) = ϕ h (e t−1 ) + 1 ≥ 0. For the subcase (3.4), we have that the v h -queue of Greedy is full, i.e., q h (e t ) = B h . From the fact that B h ≥ q * h (e t ), it is obvious that q * h (e t ) ≤ q h (e t ) ≤ q h (e t ) + · · · + q m (e t ). So from Lemma 3.1 and the definition of ϕ h , we have that ϕ h (e t ) ≥ 0. 
Competitive Ratio of the Algorithm Greedy
From Lemmas 2.1 and 3.2, it follows that for each
. . .
Applying Lemma 3.3 to D h , D h+1 , . . . , D m−1 , we have that
and applying Eq. (3) to
we also have that
Let 
The following lemmas are crucial to analyze the competitive ratio of the algorithm Greedy. 
Lemma 4.3:
where the last equality follows from Lemma 3.2. We bound
where the inequqlity follows from
, and the last equality follows from the definition of ∆ h . By the iterative use of Lemma 4.3, we have that
where all inequalities except for the first and last ones follow from Lemma 4. 
where the inequality follows from the fact that
Proof of Lemma 4.2
It is obvious that U m−1 = A m . From the definition of U h , it follows that for each i ∈ [1, m − 2],
Thus for each h ∈ [1, m − 2] we have that U h = min{A h , U h+1 } + S h+1 .
Proof of Lemma 4.3
From Lemma 4.2, we have that
. Let us consider the following cases: (1) A h ≤ U h+1 and (2) A h > U h+1 . For the case (1), we have that U h = min{A h , U h+1 }+S h+1 = A h +S h+1 = S h . So from the definition of ∆ h and the fact that U h = S h , it follows that
where the inequality follows from the fact that c * m < 1 and the assumption that A h ≤ U h+1 . For the case (2), we have that U h = min{A h , U h+1 } + S h+1 = U h+1 + S h+1 . So from the definition of ∆ h and the fact that U h = U h+1 + S h+1 , it follows that
where the inequality follows from Lemma 4.1 for i = h − 1 and the assumption that A h > U h+1 . which implies that there might be gap between the lower and upper bounds for the competitive ratio of the algorithm Greedy. To precisely capture the inherent nature of the multi-queue buffer management with class segregation, the following problems are left to solve.
Proof of Lemma 4.4
(1) Design an efficient online (multi-queue) buffer management algorithm for the general mvalued case to improve the upper bound of the competitive ratio.
(2) Improve the lower bound of the competitive ratio for the general m-valued case. from Ineqs. (5), (6) , and (7)
from Ineq. (9) For D 3 + D 4 , we also have the following two upper bounds.
from Ineqs. (6) and (7) 
from Ineq. (10) and we finally have that D 4 ≤ S 5 .
